Regviz

Nordic Semiconductor /nrf51 /PPI /CHENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nordic Semiconductor/nrf51/PPI/CHENSET#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (Disabled)CH00 (Disabled)CH10 (Disabled)CH20 (Disabled)CH30 (Disabled)CH40 (Disabled)CH50 (Disabled)CH60 (Disabled)CH70 (Disabled)CH80 (Disabled)CH90 (Disabled)CH100 (Disabled)CH110 (Disabled)CH120 (Disabled)CH130 (Disabled)CH140 (Disabled)CH150 (Disabled)CH200 (Disabled)CH210 (Disabled)CH220 (Disabled)CH230 (Disabled)CH240 (Disabled)CH250 (Disabled)CH260 (Disabled)CH270 (Disabled)CH280 (Disabled)CH290 (Disabled)CH300 (Disabled)CH31

CH28=Disabled, CH6=Disabled, CH5=Disabled, CH4=Disabled, CH3=Disabled, CH2=Disabled, CH31=Disabled, CH24=Disabled, CH1=Disabled, CH0=Disabled, CH12=Disabled, CH20=Disabled, CH14=Disabled, CH26=Disabled, CH22=Disabled, CH10=Disabled, CH23=Disabled, CH25=Disabled, CH29=Disabled, CH13=Disabled, CH9=Disabled, CH21=Disabled, CH11=Disabled, CH30=Disabled, CH27=Disabled, CH15=Disabled, CH8=Disabled, CH7=Disabled

Description

Channel enable set.

Fields

CH0

Enable PPI channel 0.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH1

Enable PPI channel 1.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH2

Enable PPI channel 2.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH3

Enable PPI channel 3.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH4

Enable PPI channel 4.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH5

Enable PPI channel 5.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH6

Enable PPI channel 6.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH7

Enable PPI channel 7.

0 (Disabled): Channel disabled.

1 (Enabled): Channel enabled.

1 (Set): Enable channel on write.
CH8

Enable PPI channel 8.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH9

Enable PPI channel 9.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH10

Enable PPI channel 10.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH11

Enable PPI channel 11.

0 (Disabled): Channel disabled.

1 (Enabled): Channel enabled.

1 (Set): Enable channel on write.
CH12

Enable PPI channel 12.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH13

Enable PPI channel 13.

0 (Disabled): Channel disabled.

1 (Enabled): Channel enabled.

1 (Set): Enable channel on write.
CH14

Enable PPI channel 14.

0 (Disabled): Channel disabled.

1 (Enabled): Channel enabled.

1 (Set): Enable channel on write.
CH15

Enable PPI channel 15.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH20

Enable PPI channel 20.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH21

Enable PPI channel 21.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH22

Enable PPI channel 22.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH23

Enable PPI channel 23.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH24

Enable PPI channel 24.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH25

Enable PPI channel 25.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH26

Enable PPI channel 26.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH27

Enable PPI channel 27.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH28

Enable PPI channel 28.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH29

Enable PPI channel 29.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH30

Enable PPI channel 30.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.
CH31

Enable PPI channel 31.

0 (Disabled): Channel disabled.

1 (Set): Enable channel on write.

1 (Enabled): Channel enabled.

Links

()

Register License

Copyright © 2010 - 2021, Nordic Semiconductor ASA All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

  1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

  2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

  3. Neither the name of Nordic Semiconductor ASA nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data